

1	Cover Sheet
2	System Block Diagram
3	Intel LGA775 CPU - Signals
4	Intel LGA775 CPU - Power
5	Intel LGA775 CPU - GND
6	nVidia C55 - CPU / PCI-E
7	nVidia C55 - HT Link / Power
8	nVidia C55 - Memory A0
9	nVidia C55 - Memory A1
10	nVidia C55 - Gnd
11	DDR II DIMM 1 & 2
12	DDR II DIMM 3 & 4
13	DDR II Termination / EMI
14	nVidia BR04 - C55 Side
15	nVidia BR04 - PCIE x16 Slot
16	nVidia BR04 - Power / Gnd
17	nVidia MCP55 - HT / PCI / LPC
18	nVidia MCP55 - PCI-E
19	nVidia MCP55 - SATA / IDE / RGMII
20	nVidia MCP55 - Audio / USB / GPIO
21	nVidia MCP55 - PWR & GND
22	NB PCI-E x16 Pri / Sec Slot
23	SB PCI-E x16 Pri / Sec Slot
24	SB PCI-E x1 / PCI Slot
25	Gigabit PHY - RTL8211B
26	1394 Controller - JMB381
27	Azalia Codec - ALC885
28	JMicron JMB363
29	Super I/O - F71882FG
30	Fan Controller
31	uPI ACPI Solution
32	uPI Power Regulator
33	VRD11- ISL6322 8 Phase
34	Front / Rear USB Connectors
35	ATX / Front Panel / LED
36	Manual Parts
37	Power On/Off Sequence
38	System Reset Map
39	Syatem Power Map
40	GPIO & Jumper Setting
41	Project History

MS-7510

Version : 0B *Diamond Edition*

CPU :

Intel Conroe Family and Kentsfield Family Processor
Intel Pentium D Processor 900 and 800 Sequence
Intel Pentium 4 Processor 600 Sequence

System Chipset :

nVidia C72XE [C55 + BR04]
nVidia MCP55P

On Board Chipset :


Azalia Codec - RealTek ALC885
GB PHY 1 -- RealTek RTL8211BL
GB PHY 2 -- RealTek RTL8211BL
VRM 11 - Intersil ISL6322
ACPI Controller -- uPI Solution
IEEE 1394a Controller -- JMicron JMB381
eSATA Controller -- JMicron JMB363
Super I/O -- FinTek F71882FG
SPI Flash 8Mb

Main Memory :

2 Channel DDR II * 4 (Max 8GB)

Expansion Slot :


PCI Express x16 Slot * 3
PCI Express x8 Slot * 1
PCI Express x1 Slot * 2
PCI Slot * 1




ERP No.	Config Item	PlatForm or Option	Option Select
7510-01S	Cfg-STD	C55 + BR04 + MCP55P + ALC885 + RTL8211BP + JMB381 + JMB363 + F71882FG	STD


MICRO-STAR INTL CO.,LTD.		
Title Cover Sheet		
Size	Document Number MS-7510	Rev 0B
Date: Tuesday, October 30, 2007	Sheet 1	of 41

System Block Diagram




CPU LGA775 - Signals




[illegible]

CPU LGA775 - Gnd




C55 - CPU / PCI-E




C55 - Memory A0

DIMM1 0A




DIMM2 0B / DIMM4 1B



DATA 0	DIMM 1	ADDR 0A / CNTL 0A
	DIMM 2	ADDR 0B / CNTL 0B
DATA 1	DIMM 3	ADDR 1A / CNTL 1A
	DIMM 4	ADDR 1B / CNTL 1B

C55 - Memory A1


DIMM3 1A



C55 - Gnd



DDR4 DIMM1 / DIMM2



DDR II DIMM3 / DIMM4




Figure 10 shows the pin connections for Channel A and Channel B. The diagram is divided into two main sections, Channel A and Channel B, each with a VTT_DDR signal input and a ground connection.

Channel A:

- VTT_DDR input: C142, C144, C146, C148, C151, C152, C154, C156, C158, C160, C162, C164, C166, C168, C171, C172, C174.
- Capacitors: C0.1uF6X0402-2 (connected to ground).

Channel B:


- VTT_DDR input: C143, C145, C147, C149, C150, C153, C155, C157, C159, C161, C163, C165, C167, C169, C170, C173, C175.
- Capacitors: C0.1uF6X0402-2 (connected to ground).

[illegible]



The schematic diagram illustrates the VCC_DDR power plane layout. It shows a central horizontal bus connected to a vertical bus. The horizontal bus is connected to the VCC_DDR supply and includes decoupling capacitors C176, C178, C180, C182, C184, and C186. The vertical bus is connected to the DDR memory array, which is shown as a series of capacitors connected to ground. The capacitors are labeled C177 through C195, with values ranging from 0.1uF to 0.01uF. The layout is shown in a top-down view, with the VCC_DDR supply and ground connections clearly indicated.

Figure 1: Pin connections for the Xilinx Zynq-7010. The diagram shows four power supply sections: VCC5, VCC5_SB, VCC3, and 3VDUAL. Each section lists pin numbers and their corresponding power supply connections. VCC5 pins (C236-C262) are connected to X_C0.1u16X0402-2. VCC5_SB pins (C288-C789) are connected to X_C0.1u16X0402-2. VCC3 pins (C884-C887) are connected to X_C0.1u16X0402-2. 3VDUAL pins (C890-C899) are connected to X_C0.1u16X0402-2. A +12V pin (C277) is also shown connected to X_C0.1u16X0402-2.


C55 to BR04 PCI-Express Interface








For PCIe Clock Jitter Issue




PCB layout diagram for the power plane. The diagram shows a series of capacitors (C231, C232, C233, C234, C235) connected to a common ground plane. A note indicates to place components close to the chipset power pin.



BR04 Power and Gnd Block









MCP55 - PCI-E

U1B

SEC 2 OF 9




MCP55




U1C

SEC 3 OF 9


MCP55




De-glitch of PCIe_RST









MCP55 - SATA / IDE / RGMII



MCP55 - Audio / USB / GPIO




MCP55 - Power & Gnd





PCI-Express x16 Primary and Secondary Slot



Primary Slot



Secondary Slot




PCI Express x8 Slot




SB PCI-Express x1 Slots and PCI Slot


PCI Express x1 Slot 1



PCI Express x1 Slot 2




PCI Slot 1 (PCIVER: 2.2 Comply)





IDSEL = AD21
MASTER = PCI0REQ#
PCI0GNT*









PCISlot Decoupling Capacitors








PCI Pull Up / Down Resistors



RTL8211B RGMII Gigabit PHY (Lan 1 and Lan 2)



PCIE To 1394a OHCI Host Controller - JMB381



SIDESURR-JD R354 5.1KR1%0402




CEN-JD R355 10KR0402


FRONT-IO-SENSE

MIC2-JD R357 20KR1%0402






LINE2-JD R359 39.2KR1%0402

Closer to Codec



 MSI <i>Link to the Future</i>				MICRO-START INTL CO.,LTD.			
Title Azalia Codec - ALC885							
Size Document Number		MS-7510				Rev 0B	
Date: Thursday, November 01, 2007		Sheet 27		of 41			


JMicron JMB363 eSATA Controller





SATA II Port 0 External Reference Resistor.
An external 12KΩ±1% resistor should be connected and bypass to the ground ASG18 (pin#48).

SATA II Port 0 External Reference Resistor.
An external 12KΩ±1% resistor should be connected and bypass to the ground ASG18 (pin#59).

PCI Express External Reference Resistor.
An external 12KΩ±1% resistor should be connected and bypass to the ground APG18 (pin#18).




PATA 66/100/133 Connector




JMB363 GPIO0
It uses to control function# available on JMB363.
0: single function ; 1: multi-function
JMB363 GPIO1
It uses to control clock source of SATA II port 0.
0: from internal clock source from PCI Express clock source
1: from ASXIN0 & ASXOUT0
JMB363 GPIO2
It uses to control interface to access internal debug registers.
0: SMBus I/F ; 1: Reserved for debugging.
JMB363 GPIO3
Reserved for debugging.
JMB363 Test Mode Enable
High-active signal to enable testing and debug modes of JMB363.


Super I/O FinTek F71882FG




Chassis Intrusion




Floppy Connector




SPI Flash ROM and Debug Port




Voltage and Temperature H/W Monitor Block




Boot Setup Strapping




Serial Port (COM1)











PS2 Keyboard and Mouse Connector



Debug LED Port




TPM Module Port




Fan Controller


CPU Fan




System Fan 3




System Fan 1



System Fan 4




System Fan 2




uPLACPI Solution


3VDUAL Power




FSB VTT +1.2V (6A)




5VDIMM




Power on sequence
FSB_VTT => CPU Core




DDRII Power (1.8V, 20A)



DDR VTT Power (0.9V , 1A)




Regulator reference Voltage




uPI Power Regulator


C55 + BR04 1.2V Core Power (25A + 10A)



MCP55 1.5V Dual Power (300mA)





Voltage Regular Module (VRD11)






Front Panel and Real I/O USB Connector




Front Panel USB Connector For USB Port 0 / 1





Front Panel USB Connector For USB Port 2 / 3







Front Panel USB Connector For USB Port 4 / 5







Front Panel USB Connector For USB Port 6 / 7



Front Panel USB Connector For USB Port 8 / 9







Simulation


Optics Orientation Holes

PCB Mounting Holes




Top and Bottom layer

INT1 and INT2 layer




Power On/Off Sequence

System Reset Map



Syatem Power Map



Configuration & GPIO

PCI Configuration

DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK	PCI Reset
PCI slot 1	PIRQ#A	PCI0REQ# PCI0GNT#	AD21	PCI_CLK0	PCISLOT_RST#

DDRII DIMM Configuration

DIMM1	DIMM2	DIMM3	DIMM4
A0 1010000B	A4 1010010B	A2 1010001B	A6 1010011B
0A	0B	1A	1B

SMBus Distribution

SMBus	Power	Load
SMBDATA SMBCLK	VCC3	MCP55 , JM363 , PWM , Super I/O , uPI Power IC PCI Express x16 Slot * 3 , PCI Express x 8 Slot * 1 , PCI Express x 1 Slot * 1 , PCI Slot
SMB_MEM_DATA SMB_MEM_CLK	VCC3_SB	MCP55

System Reset Signal

Signal	Device
PE_RESET#	BR04
H_CPURST#	CPU
HTMCP_RST#	C55
PE_A_RESET#	BR04 PCI Express x 16 Primary Slot
PE_B_RESET#	BR04 PCI Express x 16 Secondary Slot
PEA_RESET#	JMicron JMB363 eSATA Controller JMicron JMB381 IEEE 1394a Host Controller
PEB_RESET#	MCP55 PCI Express x 16 Slot MCP55 PCI Express x 8 Slot MCP55 PCI Express x 1 Slot
PCISLOT_RST#	MCP55 PCI Slot
C55_PCIRST#	C55
SB_IDE_RST#	Master IDE Connector
SIO_RST#	Super I/O

SuperI/O GPIO Function

Pin Name	Function Description
GP4	CPU_GTL_REF Select
GP5	Reset PWM
SLOT0CC#	Detect CPU remove or not
COPEN#	Detect Case Open or not

MCP55 GPIO Function

Pin Name	Function Description
GP10	USB Connector OC# Detect

Device Clock Signal

Signal	Device
CK_H_CPU# CK_H_CPU	C55 to CPU
HTMCP_DWNCLK0 HTMCP_DWNCLK0#	C55 to MCP55
HTMCP_UPCLK0 HTMCP_UPCLK0#	MCP55 to C55
PE_BR04_CLK PE_BR04_CLK#	C55 to BR04
BF_PE_CLK BF_PE_CLK#	C55 to Clock Buffer
PE_BR04_REFCLK PE_BR04_REFCLK#	Clock Buffer to BR04
PE_A_REFCLK PE_A_REFCLK#	Clock buffer to Express x 16 Primary Slot
PE_B_REFCLK PE_B_REFCLK#	Clock Buffer to Express x 16 Secondary Slot
MCPOUT_200MHZ MCPOUT_200MHZ#	MCP55 to C55
C55_25MHZ	MCP55 to C55
PE0SB_CLK PE0SB_CLK#	MCP55 to Express x 16 Slot
PE5SB_CLK PE5SB_CLK#	MCP55 to Express x 8 Slot
PE1SB_CLK PE1SB_CLK# PE2SB_CLK PE2SB_CLK#	MCP55 to PCI Express x 1 Slot
PE3SB_CLK PE3SB_CLK#	MCP55 to JMicron JMB363 eSATA Controller
PE4SB_CLK PE4SB_CLK#	MCP55 to JMicron JMB381 IEEE1394a Controller
PCI_CLK0	MCP55 to PCI Slot
SIO_PCLK	MCP55 to FinTek 71883FG Super I/O
LPC_PCLK	MCP55 to JTPM Pin Header

2007-07-25
Crate First Version Schematic

2007-08-08
7510-0A Net-in

2007-08-22
Update project Spec.
From PDC42819 change to JMB363

2007-09-07
Update nVidia PCI Express clock jitter issue solution

2007-09-12
Gerber Out

2007-09-25
Assembly

2007-10-01
HW gat sample board

2007-10-16
7510-0B Net-in

Update circuit
1. Change ACPI solution from MS12 to uPI

2007-10-30
7510-0B Gerber Out